I am an RTL Design Engineer with experience in ASIC/FPGA RTL development, SoC integration, CDC/Lint verification, and open-source VLSI design.
Currently I am exploring open-source ASIC design, SRAM architecture, and AI-assisted semiconductor workflows using the SKY130 PDK and OpenRAM.
- 💼 RTL Design Engineer
- 💻 Verilog • SystemVerilog • TCL
- 🧠 RISC-V Architecture
- 🔬 OpenRAM & SKY130
- 🛠️ QuestaSim • Vivado • Design Compiler • NGSpice • Magic • Netgen
- 🌍 Based in India
- Verilog HDL
- SystemVerilog
- FSM Design
- RTL Microarchitecture
- SoC Integration
- CDC
- Lint
- STA
- Functional Simulation
- I2C
- I3C
- UART
- SPI
- AXI
- APB
- Wishbone
- OpenRAM
- SKY130
- Xschem
- NGSpice
- Magic VLSI
- Netgen
| Project | Description |
|---|---|
| AI-Assisted 4KB SRAM Design | OpenRAM, SKY130, Magic, Netgen, NGSpice, Xschem |
| RISC-V MYTH Workshop | RV32I, TL-Verilog, Makerchip, Pipeline CPU |
- LinkedIn: https://linkedin.com/in/devduttkadale1
- Email: [email protected]
Thanks for visiting my GitHub!